

Lowercase "or" was ignored. Try "OR" to search for either of two terms. [\[details\]](#)

Scholar All articles Recent articles Results 1 - 10 of about 546 for (multi-threaded or threaded) + (SMT or parallel) + instruction issue. (0.26 seconds)

All Results

Did you mean: [\(multithreaded or threaded\) + \(SMT or parallel\) + instruction issue](#)

[S Eggers](#)

[Simultaneous multithreading: a platform for next-generation processors - group of 33 »](#)

[J Lo](#)

SJ Eggers, JS Emer, HM Leby, JL Lo, RL Stamm, DM ... - Micro, IEEE, 1997 - [ieeexplore.ieee.org](#)

[D Tullsen](#)

... Multi-threaded superscalars, in addition to heightening instruction ... another thread,

[J Emer](#)

thereby exploiting thread-level parallelism. To gauge SMT's potential for ...

[H Levy](#)

[Cited by 225 - Related Articles - Web Search - BL Direct](#)

[Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading ... - group of 51 »](#)

DM Tullsen, SJ Eggers, JS Emer, HM Levy, JL Lo, RL ... - Proceedings of the 23rd annual international symposium on ..., 1996 - [portal.acm.org](#)

... replicated or resized to support SMT or a multi-threaded workload. ... Our SMT architecture shares a ... in two ways not possible with single-threaded processors: (1 ...

[Cited by 484 - Related Articles - Web Search - BL Direct](#)

[Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading - group of 28 »](#)

JL LO, SJ EGGERS, JS EMER, HM LEVY, RL STAMM, DM ... - ACM Transactions on Computer Systems, 1997 - [portal.acm.org](#)

... The most compelling reason for running parallel applications on an SMT processor is its ability to use thread-level parallelism and instruction-level ...

[Cited by 177 - Related Articles - Web Search - BL Direct](#)

[Front-end policies for improved issue efficiency in SMT processors - group of 7 »](#)

A El-Moursy, DH Albonesi - High-Performance Computer Architecture, 2003. HPCA-9 2003. ..., 2003 - [ieeexplore.ieee.org](#)

... Figure 5. Statistics for single-threaded and multi-threaded policies for the ... 50% of the time in single-threaded mode ... usage of queue re-sources in SMT and the ...

[Cited by 38 - Related Articles - Web Search](#)

[Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor - group of 19 »](#)

DM Tullsen, JL Lo, SJ Eggers, HM Levy - International Symposium on Architectural Support for ..., 2000 - [doi.ieeeecs.org](#)

... SMT-block + SMT-specRel ... Efficient synchronizatin for multi-threaded processors. ...

Converting thread-level parallelism into instruction-level parallelism via ...

[Cited by 74 - Related Articles - Web Search](#)

[An analysis of database workload performance on simultaneous multithreaded processors - group of 19 »](#)

JL Lo, LA Barroso, SJ Eggers, K Gharachorloo, HM ... - ACM SIGARCH Computer Architecture News, 1998 - [doi.ieeecomputersociety.org](#)

... a detailed simulation of an SMT processor execut ... DSS workloads on simultaneous multi-threaded processors. On conventional (single-threaded) processors, a DBMS ...

[Cited by 137 - Related Articles - Web Search - BL Direct](#)

[Execution-based prediction using speculative slices - group of 18 »](#)

C Zilles, G Sohi - ACM SIGARCH Computer Architecture News, 2001 - [doi.ieeecomputersociety.org](#)

... execute as helper threads on a multi-threaded machine. ... the path taken by the main thread to identify ... context of a simultaneous multithreading (SMT) processor ...

[Cited by 134 - Related Articles - Web Search - BL Direct](#)

[Applications of Thread Prioritization in SMT Processors - group of 4 »](#)

SE Raasch, SK Reinhardt - Proc. of the Workshop on Multithreaded Execution And ..., 1999 - [eecs.umich.edu](#)

... pronounced in Tullsen et al's study of SMT fetch policies [2 ... If a multi-threaded processor decides to favor a more resource-efficient thread over a user ...

[Cited by 20 - Related Articles - View as HTML - Web Search](#)

[Area and system clock effects on SMT/CMP processors - group of 4 »](#)

J Burns, JL Gaudiot - Parallel Architectures and Compilation Techniques, 2001. ..., 2001 - [ieeexplore.ieee.org](#)

... Hence single-threaded programs cannot use resources from ... Consequently, we design the Parallel On-chip Simultaneous ... processors: superscalar, SMT, CMP, and POSM. ...

[Cited by 20 - Related Articles - Web Search](#)

[Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads - group of 8 »](#)

S Kaxiras, G Narlikar, AD Berenbaum, Z Hu - Proceedings of the international conference on Compilers, ..., 2001 - [portal.acm.org](#)

... efficiently, performing as well as a non-multi-threaded DSP but ... For the single-threaded experiments, we run 6 ... In the experiments with the SMT and CMP cores ...

[Cited by 27 - Related Articles - Web Search](#)

Did you mean to search for: [\(multithreaded or threaded\) + \(SMT or parallel\) + instruction issue](#)

Lowercase "or" was ignored. Try "OR" to search for either of two terms. [\[details\]](#)

Scholar All articles Recent articles Results 1 - 10 of about 747 for (clusters) + (SMT or parallel) + instruction issue. (0.19 seconds)

All Results

[J Lo](#)

[S Eggers](#)

[H Levy](#)

[D Tullsen](#)

[D Brooks](#)

[A Clustered Approach to Multithreaded Processors - group of 9 »](#)

V Krishnan, J Torrellas - Proceedings of the International Parallel Processing ..., 1998 - doi.ieeeecs.org

... SMT architec- ture when running parallel applications. ... the SMT4 processor has 4 clusters, each supporting 2 ... is much smaller than that of the centralized SMT. ...

[Cited by 15](#) - [Related Articles](#) - [Web Search](#)

[Area and system clock effects on SMT/CMP processors - group of 4 »](#)

J Burns, JL Gaudiot - Parallel Architectures and Compilation Techniques, 2001. ..., 2001 - ieeexplore.ieee.org

... Consequently, we design the Parallel On-chip Simultaneous Multithreaded ... create two partitions within the SMT.pl .f2 ... extra stage delay of inter cluster forwarding ...

[Cited by 20](#) - [Related Articles](#) - [Web Search](#)

[The impact of resource partitioning on SMT processors - group of 12 »](#)

SE Raasch, SK Reinhardt - Parallel Architectures and Compilation Techniques, 2003. ..., 2003 - ieeexplore.ieee.org

... insights to the design of SMT proces- sors ... Allowing threads to share clusters—and thus execution ... 12th International Conference on Parallel Architectures and ...

[Cited by 29](#) - [Related Articles](#) - [Web Search](#)

[Tuning Compiler Optimizations for Simultaneous Multithreading - group of 31 »](#)

JL Lo, SJ Eggers, HM Levy, SS Parekh, DM Tullsen - International Journal of Parallel Programming, 1999 - Springer

... A true SMT workload would be multiprogrammed: for example ... 8 threads for the first parallel application, then ... use a cyclic distribution to cluster the accesses ...

[Cited by 49](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[Power-aware microarchitecture: design and modeling challenges fornex-generation microprocessors - group of 16 »](#)

DM Brooks, P Bose, SE Schuster, H Jacobson, PN ... - Micro, IEEE, 2000 - ieeexplore.ieee.org

... analysis at the cir- cuit and microarchitecture levels) of an adaptive issue queue ... monitored and fed back to control the progress of later instruction processing ...

[Cited by 133](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[Instruction-level distributed processing - group of 13 »](#)

JE Smith - Computer, 2001 - Springer

... are used, especially if multiple parallel copies of ... the processor is shared as in SMT, but any ... 21264 microarchitecture there are two clusters, with different ...

[Cited by 23](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor - group of 12 »](#)

SW Keckler, WJ Dally, D Maskit, NP Carter, A Chang ... - Proceedings of the 25th annual international symposium on ..., 1998 - portal.acm.org

... A synchronization pipeline stage holds instructions from each ... to consecutive addresses to proceed in parallel. ... Each cluster has its own 4KB instruction cache ...

[Cited by 41](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[An Empirical Study of Hyper-Threading in High Performance Computing Clusters - group of 5 »](#)

T Leng, R Ali, J Hsieh, V Mashayekhi, R ... - Linux HPC Revolution, 2002 - nubes.uspnet.usp.br

... Intel's Hyper-Threading implements SMT in such a way that each ... regardless of the number of nodes or CPUs of the cluster. ... NAS Parallel Benchmark - FT (Class B ...

[Cited by 7](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

[Symbiotic jobscheduling with priorities for a simultaneous multithreading processor - group of 13 »](#)

A Snively, DM Tullsen, G Voelker - ACM SIGMETRICS Performance Evaluation Review, 2002 - portal.acm.org

... level parallelism in the instruction issue queues. The multiple threads which will run on an SMT processor might come from parallel applications, multiple ...

[Cited by 41](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[... netwrk-on-chip architecture for digital signal processing based on simultaneous multithreading \(SMT ...](#)

M Berekovic, P Pirsch - 5th Workshop on Media and Streaming Processor - pdcl.eng.wayne.edu

... 32], significantly improves performance on parallel workloads without ... decoupled (Figure 2). SMT processors with ... for communication between the clusters and thus ...

[Cited by 2](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#)